Hybrid Dynamic CML with Modified Current Source (H-MDyCML): A Low-Power Dynamic MCML Style
نویسندگان
چکیده
With the growing demands of portable devices, it is necessary to pay attention low-power digital integrated designs. This paper proposes a MOS Current Mode Logic (MCML) design, termed as Hybrid Dynamic with modified current source (H-MDyCML). In H-MDyCML circuits, functions are realized using complementary pass transistor logic which helps overcome problem stacking transistors in multiple levels. The dynamic has also been from an NMOS PMOS transistor-driven leads elimination use CMOS inverter. circuits compared other existing designing styles: CML (DyCML), DyCML (H-DyCML), and (Dy-CML-NP). proposed design (H-MDyCML) shows overall improvement (in terms Power Delay Product (PDP)) up 94.77% DyCML, 52.17% Dy-CML-NP, 91.40% H-DyCML, for single stage circuits.
منابع مشابه
Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic Style
This paper introduces a new reduced swing logic style called dynamic current mode logic (DyCML) that reduces both gate and interconnect power dissipation. DyCML circuits combine the advantages of MOS current mode logic (MCML) circuits with those of dynamic logic families to achieve high performance at a low-supply voltage with low-power dissipation. Unlike CML circuits, DyCML gates do not have ...
متن کاملDynamic DEA: A Hybrid Measure Approach
In the real world applications, there are some situations where inputs and outputs are time-dependent and are affected during the production periods. Capital stock can be seen as an effective instance in such occasions. In order to handling long-time planning, dynamic structure was proposed in efficiency evaluation. In this framework, there are some of the inputs and outputs change proportiona...
متن کاملHybrid Time Delay Petri Nets as a Mathematical Novel Tool to Model Dynamic System with Current Sample Time
The existing modeling methods using Petri Nets, have been successfully applied to model and analyze dynamic systems. However, these methods are not capable of modeling all dynamic systems such as systems with the current sample time signals, systems including various subsystems and multi-mode systems. This paper proposes Hybrid Time Delay Petri Nets (HTDPN) to solve the problem. In ...
متن کاملA Low Power MCML Non-Sequential Phase Detector
By the using of MCML circuits, a 4 GB/s clock non-sequential phase detector circuit is designed in a 0.35μm CMOS technology. The power dissipation of proposed phase detector is much smaller than the conventional complementary pass transistor logic (CPL) phase detector. The implemented MCML phase detector consumes 0.7688nW when operating upto 4GHz clock frequency with 3.3V supply voltage. The co...
متن کاملLow Power Dynamic Buffer Circuits
In this paper we propose two buffer circuits for footed domino logic circuit. It minimizes redundant switching at the output node. These circuits prevent propagation of precharge pulse to the output node during precharge phase which saves power consumption. Simulation is done using 0.18μm CMOS technology. We have calculated the power consumption, delay and power delay product of proposed circui...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Advances in Electrical and Electronic Engineering
سال: 2021
ISSN: ['1804-3119', '1336-1376']
DOI: https://doi.org/10.15598/aeee.v19i1.3944